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and Franc¸ois Krummenacher
Abstract—This paper presents a simple method for estimating
the thermal noise voltage variance in passive and active switched-
capacitor (SC) circuits using operational transconductance ampli-
fiers (OTA). The proposed method is based on the Bode theorem
for passive network which is extended to active circuits based on
OTAs with capacitive feedback. It allows for a precise estimation
of the thermal noise voltage variance by simple inspection of
three equivalent circuits avoiding the calculation of any transfer
functions nor integrals. In this Part I, the method is applied to SC
amplifiers and track & hold circuits and successfully validated
by means of transient noise simulations. Part II extends the
application of the method to integrators and active SC filters.
Index Terms—thermal noise, kTC, Bode theorem, amplifier.
I. INTRODUCTION
SWITCHED-CAPACITOR (SC) circuits were invented inthe 70’s as a way to perform analog signal processing on-
chip using the capacitors, switches and amplifiers available
in MOS technologies [1], [2]. They take advantage of the
fact that the circuit characteristic only depends on capacitance
ratios which turn out to be very accurate tanks to the excellent
matching of capacitors. Additionally the frequency response of
SC filters can be tuned by changing the clock frequency [3].
SC circuits have then been used broadly for various circuits
including analog-to-digital and digital-to-analog converters
[4]. They are increasingly used in many more applications
like radio frequency (RF) circuits [5]–[7] or sensor front-end
circuits [8]–[10] to perform various analog signal processing
operations such as sampling, amplification or filtering.
The analysis of SC circuits has received considerable atten-
tion in the 80s’ in particular for the computation of the noise
[11]–[17]. With the application of SC circuits to a wider range
of analog and RF circuits, new computation techniques have
also been proposed more recently [18]–[20]. Today, modern
circuit simulators allow to compute noise for example in the
time domain using transient noise analysis [21]. However all
of these techniques remain complex and are mostly focused on
an efficient numerical computation of the PSD by dedicated
EDA tools. They cannot be used for the derivation of simple
analytical expressions of the noise voltage variance.
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The performance of SC circuits is ultimately limited by
the thermal and flicker noise (or 1/f noise) generated by the
amplifiers and by the thermal noise coming from the switches.
Since SC circuits are sampled-data systems, the broadband
thermal noise is aliased into the Nyquist band, resulting in
an increase of the noise power spectral density (PSD) by a
factor equal to the ratio of the equivalent noise bandwidth
to the Nyquist frequency which is usually much larger than
one [14], [22], [23]. The 1/f noise contribution can therefore
usually be neglected and if it still remains important, the
amplifier 1/f noise and offset can be reduced by increasing the
transistor gate areas or eventually eliminated thanks to circuit
techniques like auto-zeroing [23]–[26] or chopper stabilization
[23], [27], [28]. Under such conditions, the sampled thermal
noise remains the dominant noise source particularly when
minimal capacitance values are used, since the sampled noise
voltage variance is inversely proportional to the capacitance.
Since the power consumption and silicon area are propor-
tional to the capacitance [29], whereas the noise voltage vari-
ance is inversely proportional to the capacitance, it is crucial
to identify which capacitances are setting the noise voltage
variance. Unfortunately, the derivation of the noise PSD and
variance is not easy because SC circuits are periodically time-
varying circuits. The noise is therefore cyclostationary and
usually characterized by the power spectral density (PSD)
averaged over one period [30].
The optimization of SC circuits for achieving at the same
time low-noise operation at low-power requires an accurate
estimation of the noise variance. The latter is traditionally
calculated for each phase in the frequency domain by first
evaluating the transfer functions from all the noise sources
to the node where the noise needs to be evaluated. The total
noise PSD is then integrated over frequency to provide the
noise variance. This approach is however quite tedious and
impractical [31] and for large networks, it becomes extremely
cumbersome to get an analytical expressions [32].
This work proposes a simple method for estimating the
thermal noise voltage variance at any port of passive and
active circuits made of operational transconductance amplifiers
(OTA) with capacitive feedback as found in SC circuits [33].
The proposed method, based on the Bode theorem [34], allows
the calculation of the thermal noise voltage variance across any
capacitor by simple inspection of several equivalent schematics
made of capacitors only, avoiding the evaluation of complex
transfer functions and cumbersome integrals.
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(c) Circuit for calculating C0.
Part I is dedicated to the derivation of the extended Bode
theorem and its application to SC amplifiers and track & hold
circuits. Part II is focused on the application of the extended
Bode theorem to SC filters. Section II of this first Part starts
by recalling the Bode theorem, which is at the heart of the
proposed method. Section III then presents an extension of
this theorem to OTAs with capacitive feedback as found in
SC circuits. The method is then illustrated in Section IV by
two simple examples, namely a SC amplifier and a SC track &
hold circuit. The calculated noise in each case is compared to
transient noise simulations results showing an excellent match.
Conclusions are then given in Section V
II. THE BODE THEOREM FOR PASSIVE NETWORKS
The Bode theorem [34]–[36] is a very efficient method to
calculate the noise voltage variance at any port of an RLC
circuit and particularly of capacitive networks. However, this
method is limited to passive RLC networks.
In linear circuits, the noise analysis is traditionally per-
formed by integrating the noise PSD. This requires the calcu-
lation of the transfer functions from each uncorrelated noise
source to the node where the noise has to be evaluated (for
example at the circuit output) and then adding the obtained
uncorrelated contributions. In case of a passive RLC network,
the thermal noise is generated in the resistors while the rest of
the circuit made of ideal capacitors and inductors is noiseless.
The circuit can then be represented as shown in Fig. 1a
where all resistors are modeled by a noiseless resistor in
parallel with a noisy current source with power spectral density
VnCR C C C
C0=C =C  
(a) (b) (c)
Fig. 2: Example of a 1st-order low-pass passive filter.
4kBT/R. The thermal noise variance between any nodes k
and l of the passive RLC circuit can be calculated using the
Bode theorem without the need for computing any integral by
simple inspection of two equivalent circuits. The thermal noise
voltage variance at any port is simply given by [34]–[36]
V 2n = kBT ·
(
1
C∞
− 1
C0
)
, (1)
where kB is the Boltzmann constant and T the absolute
temperature. Capacitance C∞ is defined as
1
C∞
= lim
s→+∞ sZ(s), (2)
which corresponds to the capacitance obtained when looking
into the port after having removed all resistances from the
circuit (or set them to infinity) as illustrated in Fig. 1b.
Capacitance C0 is defined as
1
C0
= lim
s→0
sZ(s), (3)
which corresponds to the capacitance obtained when looking
into the port after having replaced all resistances by a short
circuit (or set them to zero) as illustrated in Fig. 1c.
The simplest example of the application of the Bode the-
orem to a passive RC circuit is the 1st-order low-pass filter
illustrated in Fig. 2a. As shown in Fig. 2b, capacitance C∞ is
obtained after removing the resistance and is therefore equal
to C. Capacitance C0 is obtained from (3) after replacing the
resistance by a short resulting in 1/C0 = 0. Applying the
Bode theorem (1), the noise voltage variance is then simply
equal to the well-known formula V 2n = kBT/C.
III. EXTENSION OF THE BODE THEOREM TO
TRANSCONDUCTANCE AMPLIFIERS WITH CAPACITIVE
FEEDBACK
Gm Vout
Vin
Cin
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(a) Phase Φ1.
Gm Vout
Vin
Cin
C2
CL
C1
S2
S1
(b) Phase Φ2.
Fig. 3: SC autozero (AZ) amplifier.
This Section presents an extension of the Bode theorem to
be used for calculating the thermal noise voltage variance seen
at any port of an OTA-based SC circuit during a given phase.
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(b) Phase Φ2.
Fig. 4: Small-signal equivalent circuit of Fig. 3 for the
calculation of the output noise voltage.
The Bode theorem presented above strictly applies only
for the calculation of the thermal noise voltage variances of
passive networks. However, it will be shown below that it can
be extended to estimate the thermal noise voltage variance of
amplifiers implemented with transconductance stages having
a capacitive feedback. The simplest of such amplifier is the
capacitive feedback amplifier shown in Fig. 3, where the
amplifier is a differential OTA [3], [37]. Note that the amplifier
can also represent a single-ended transconductance stage as
simple as a single transistor or cascoded transistor for im-
proved dc gain [38]. For more power-efficient implementation,
the single-ended amplifier can be implemented by a simple
inverter to take advantage of its current reuse feature [39].
In the following discussion, the OTA is assumed to be ideal
(infinite DC gain, offset free, no saturation) and can be
modelled by a voltage controlled current source (VCCS).
The amplifier operates with two non overlapping phases: the
autozero (AZ) phase Φ1, followed by the amplification phase
Φ2. During phase Φ1, shown in Fig. 3a, the amplifier output is
connected to its input, discharging the feedback capacitor C2.
Assuming the DC gain of the OTA is infinite, capacitors C1
and Cin are then also discharged. In the amplification phase
Φ2, switch S1 is connected to the input, amplifying the input
voltage. The voltage gain between the input and output voltage
is simply equal to Av = −C1/C2. Note that this amplifier
is called autozero amplifier because it strongly reduces the
OTA offset and flicker noise [23]. It can be shown that the
residual input-referred offset of the amplifier is equal to the
OTA original offset divided by the amplifier voltage gain Av
(assuming again that the OTA has an infinite DC gain). It
can also be shown that the amplifier equivalent input-referred
noise is free from the original OTA flicker noise and increased
due to the aliasing of the broadband thermal noise due to the
sampling process [23].
We are interested in the output noise variance at the end of
the amplification phase Φ2, when the signal is actually read at
the output. As mentioned above, thanks to the AZ process, the
flicker noise of the OTA is strongly reduced [23] and hence the
noise at the amplifier output during phase Φ2 is dominated by
4kBTγGm
4kBTGon CL
C1
Ron VnoutCin
Ron
4kBTGon
C2
Gm·hfb
(a) Phase Φ1.
4kBTγGm
CLCin
C2
VnoutGm·hfb4kBTGon Ron
C1
(b) Phase Φ2.
Fig. 5: Equivalent circuit replacing the VCCS of Fig. 4 by a
resistance with conductance Gm · hfb for the calculation of
the output thermal noise voltage.
the thermal noise coming from the OTA and from the switches.
The noise voltage variance at the output can be calculated in
a classical way by integrating the output noise voltage PSD
over frequency or calculating the equivalent noise bandwidth.
An additional noise component needs to be accounted for at
the end of phase Φ2, namely the noise that is generated across
capacitor C1 during phase Φ1. This noise is sampled as a noise
charge on C1 when the switch S1 opens at the end of phase
Φ1 and then transferred to the feedback capacitor C2 during
phase Φ2. The variance of this output noise voltage is obtained
by first calculating the variance of the noise voltage across
C1 during phase Φ1 by calculating the noise voltage PSD
across C1 and integrating it over frequency. This noise voltage
variance corresponds to a frozen charge that is then transferred
to the feedback capacitor during phase Φ2. Assuming that the
OTA DC gain is infinite, the voltage across C2 is equal to
the output voltage. The output noise voltage variance due to
the noise sampled on C1 at the end of phase Φ1 is simply
equal to the noise voltage variance across C1 multiplied by the
square of the voltage gain Av . Now, although the procedure
is straightforward, it is actually not always possible to get
simple analytical expressions for the noise voltage variances
mentioned above. Of course the latter can always be calculated
numerically using a simple .NOISE simulation, but for circuit
optimization it is useful to have analytical expressions showing
the dependence of the noise to the various components. The
Bode theorem can unfortunately not be used because we now
have an active component. However, we will show below that
the noise voltage variances can be estimated by extending
the original Bode theorem to circuits including amplifiers
implemented as transconductance amplifiers with a capacitive
feedback.
For the noise analysis, it is reasonable to use a small-signal
analysis. The small-signal equivalent circuit of the amplifier
of Fig. 3 used to calculate the output noise voltage is shown
in Fig. 4, where the noise current sources across resistances
Ron represent the thermal noise of the switches having a PSD
4kBTGon, where Gon = 1/Ron, whereas the noise current
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source across the VCCS represents the OTA thermal noise
referred to the output with a PSD 4kBTγGm, where γ is the
thermal noise excess factor close to unity for a single transistor
and usually larger than 2 for a differential OTA.
In both phases Φ1 and Φ2, neglecting the current noise
sources, the voltage at the transconductance amplifier virtual
ground is only a function of the output voltage
V = hfb · Vout, (4)
where hfb , V/Vout is the feedback voltage gain. During
phase Φ1 it is simply equal to unity, whereas during phase Φ2
it is given by
hfb =
C2
C1 + C2 + Cin
. (5)
The circuits of Fig. 4 can therefore be simplified by replac-
ing the VCCS by a simple resistance having a conductance
equal to Gm ·hfb resulting in the simplified circuits shown in
Fig. 5. The later circuits can now be considered as passive
and can be represented as in Fig. 6a. However, the Bode
theorem cannot be applied directly because the noise current
source corresponding to the conductance hfb ·Gm is not equal
to 4kBThfbGm like for the noise sources associated to the
switch resistances. In order to apply the Bode theorem, the
OTA noise current source PSD 4kBTγGm can be split into
the sum of 4kBThfbGm and a term 4kBT (γ−hfb)TGm that
includes the OTA thermal noise excess. The circuit of Fig. 6a
can hence be decomposed into two circuits, the circuit shown
in Fig. 6b, where all the conductances have the same noise
temperature T , and the circuit of Fig. 6c, where the switches
are considered noiseless and the noise source corresponding to
conductance hfb·Gm is considered to have a noise temperature
equal to (γ/hfb − 1) · T . The variance of the noise voltage
V 2n(kl) between any node k and l of the circuit of Fig. 6a
can then be calculated using the superposition of the noise
sources as the sum of the noise voltage variance V 2n1(kl) of the
circuit shown in Fig. 6b, where all the conductances have the
same noise temperature T , and noise voltage variance V 2n2(kl)
of the circuit shown in Fig. 6c, corresponding to the excess
noise in the equivalent conductance of the OTA with a noise
temperature (γ/hfb − 1) · T
V 2n(kl) = V
2
n1(kl) + V
2
n2(kl). (6)
The Bode theorem for passive networks can then be applied
to the circuit shown in Fig. 6b to calculate the noise voltage
variance V 2n1(kl) as
V 2n1(kl) = kBT ·
(
1
C∞(kl)
− 1
C0(kl)
)
, (7)
where C∞(kl) corresponds to the capacitance seen when
looking between the nodes k and l when all the switches and
transconductance amplifiers are removed, and C0(kl) corre-
sponds to the capacitance obtained looking between the nodes
k and l when the switches are replaced by short-circuits and
all OTAs have their output shorted to ground.
The circuit of Fig. 6c can be further simplified considering
that usually Gon  hfb ·Gm and hence the on-conductances
of the switches can be replaced by short-circuits resulting in
Gon
non-
dissipative
capacitor
network
4kBTGon
hfbGm4kBTγGm
k
l
Vn(kl)
(a) transconductance amplifier-based SC circuit in one phase
represented as a passive RC network.
Gon
non-
dissipative
capacitor
network
4kBTGon
hfbGm4kBT hfbGm
k
l
Vn1(kl)
(b) Circuit of Fig. 6a with all conductances having the same noise
temperature T .
Gon
non-
dissipative
capacitor
network
hfbGm4kBT(γ/hfb−1)hfbGm
k
l
Vn2(kl)
(c) Circuit of Fig. 6a without the switch noise sources and
accounting for the excess noise of the transconductance amplifier
with a noise temperature (γ/hfb − 1) · T .
non-
dissipative
capacitor
network
hfbGm4kBT(γ/hfb−1)hfbGm
k
l
V’n2(kl)≈Vn2(kl)
(d) Simplification of the circuit of Fig. 6c accounting for the fact
that usually Gon  hfb ·Gm.
Fig. 6: Simplified schematic of transconductance
amplifiers-based circuit [33].
the circuit shown in Fig. 6d. The noise voltage variance V 2n2(kl)
accounting for the OTA excess noise temperature can therefore
be estimated by applying the Bode theorem to the circuit of
Fig. 6d resulting in
V 2n2(kl)
∼= kBT ·
(
γ
hfb
− 1
)
·
(
1
C ′∞(kl)
− 1
C0(kl)
)
, (8)
where C ′∞((kl)) corresponds to the capacitance seen between
the nodes k and l when all the switches are replaced by short-
circuits and the transconductance amplifiers are removed.
The total thermal noise voltage variance seen between nodes
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(a) Equivalent circuit used for the calculation
of C∞(kl): all switches and OTAs of the SC
circuit are removed.
C’
∞
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capacitor
network
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l
Gon→∞
Gm=0
(b) Equivalent circuit used for the calculation
of C′∞(kl): all switches that are closed during
the clock phase in consideration are replaced
by short-circuits and all OTAs of the SC
circuit are removed.
C0(kl)
non-
dissipative
capacitor
network
k
l
Gon→∞
Gm→∞
(c) Equivalent circuit used for the calculation
of C0(kl): all switches that are closed during
the clock phase in consideration are replaced
by short-circuits and all OTAs of the SC
circuit have their output shorted to ground.
Fig. 7: Capacitances calculation for the extended Bode theorem [33].
k and l is then given by summing (7) and (8), resulting in
V 2n(kl) = kBT ·
[
1
C∞(kl)
+
γ/hfb − 1
C ′∞(kl)
− γ/hfb
C0(kl)
]
. (9)
Eq. (9) is central to this calculation method. It shows that
the computation of V 2n(kl), for example at the amplifier output,
only requires the evaluation of the three capacitances C∞(kl),
C ′∞(kl) and C0(kl). The latter can easily be calculated by
inspection of the three equivalent circuits depicted in Fig. 7
which are each composed only of capacitors.
The extension of the Bode theorem presented in this Sec-
tion will now be illustrated and validated by transient noise
simulations for various SC circuits in the next Section.
IV. PRACTICAL EXAMPLES OF THERMAL NOISE
ESTIMATION IN OTA-BASED SC CIRCUITS
A. SC Amplifier
1) Analysis: Let’s now get back to the SC amplifier shown
in Fig. 3 and apply the extended Bode theorem to calculate the
noise voltage variances. We start calculating the noise voltage
variance across the sampling capacitor C1 during phase Φ1
V 2nC1
∣∣
Φ1
. To this purpose, we need to calculate the three
capacitances seen across C1, namely C∞(C1), C
′
∞(C1) and
C0(C1) during phase Φ1. They can easily be calculated from
the equivalent circuits shown in Fig. 8, resulting in
C∞(C1) = C1, (10a)
C ′∞(C1) = C1 + Cin + CL, (10b)
C0(C1) =∞. (10c)
Recognizing that the feedback gain during phase Φ1 is simply
equal to unity, the noise voltage variance across C1 during
phase Φ1 can be evaluated from (9) as
V 2nC1
∣∣
Φ1
=
kBT
C1 + Cin + CL
·
(
γ +
Cin + CL
C1
)
. (11)
Eq. (11) is actually identical to the result derived analytically
in Appendix VI-A by calculating the noise contributions from
each of the noise sources shown in Fig. 4a, namely the two
switches and the OTA. Each contribution is obtained by first
calculating the transfer function from each noise source to the
voltage across capacitor C1 and integrating the corresponding
noise PSD over frequency. The noise voltage variances due to
each of the noise source assuming that the switch resistances
are negligible compared to 1/Gm (i.e. GmRon  1) are given
in Table II. The total noise voltage variance is obtained by
summing these three variances resulting in the result shown
in the last row of Table II which is identical to (11). Note that
when setting Cin = 0 in (11), we also get the same result than
found in [40] which has been computed using the equivalent
noise bandwidth approach. As expected, (11) does not depend
on C2 since the later is short-circuited. This happens even
though the individual contributions of each switch depends on
C2 as shown in Table II, but their sum does not depend on
C2 anymore.
To this noise voltage variance corresponds a noise charge
sampled on C1 at the end of phase Φ1 and having a variance
Q2nC1
∣∣
Φ1
= C21 · V 2nC1
∣∣
Φ1
. (12)
This charge is then injected to the virtual ground at the begin-
ning of phase Φ2 and transferred to the feedback capacitor C2
during phase Φ2 thanks to the action of the OTA. Assuming
that the latter has an infinite DC gain and a zero offset voltage,
the output voltage is equal to the voltage across C2. The output
noise voltage variance due to the noise sampled on C1 at the
end of phase Φ1 is then given by
V 2nout
∣∣
Φ1
=
Q2nC1
∣∣
Φ1
C22
=
(
C1
C2
)2
· V 2nC1
∣∣
Φ1
=
(
C1
C2
)2
· kBT
C1 + Cin + CL
·
(
γ +
Cin + CL
C1
)
.
(13)
The variance of the output noise voltage during phase Φ2 is
simply evaluated using (9) which requires the calculation of
the three capacitances C∞(out), C ′∞(out) and C0(out) seen from
the output. The later can be calculated from the equivalent
schematics shown in Fig. 9 resulting in
C∞(out) = CL +
C2Cin
C2 + Cin
, (14a)
C ′∞(out) = CL +
C2(C1 + Cin)
C1 + C2 + Cin
, (14b)
C0(out) =∞. (14c)
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CL
C1G1
VnC1
Cin
G2
Gm·V
C2V
(a) Equivalent SC amplifier
circuit during phase Φ1.
CL
C1 Cin
C2VnC1
(b) SC amplifier circuit for
calculation of C∞(kl):
C∞(C1) = C1.
CLC1 Cin
C2VnC1
(c) SC amplifier circuit for
calculation of C′∞(kl):
C′∞(C1) = C1 + Cin + CL.
CLC1 Cin
C2VnC1
(d) SC amplifier circuit for
calculation of C0(kl):
C0(out) =∞.
Fig. 8: SC amplifier equivalent circuit schematics for phase Φ1.
CL
C1
G1 VnoutCin
Gm·V
C2
V
(a) Equivalent SC amplifier
circuit during phase Φ2.
CL
C1
VnoutCin
C2
(b) SC amplifier circuit for
calculation of C∞(kl):
C∞(out) = CL +
C2Cin
C2+Cin
.
CL
C1
VnoutCin
C2
(c) SC amplifier circuit for
calculation of C′∞(kl):
C′∞(out) = CL +
C2(C1+Cin)
C1+C2+Cin
.
CL
C1
VnoutCin
C2
(d) SC amplifier circuit for
calculation of C0(kl):
C0(out) =∞.
Fig. 9: SC amplifier equivalent circuit schematics for phase Φ2.
Eq. (9) also requires the feedback gain hfb which during phase
Φ2 is given by
hfb|Φ2 =
C2
C1 + C2 + Cin
. (15)
The output noise voltage variance during phase Φ2 can now
be evaluated from (9) leading to
V 2nout
∣∣
Φ2
=
kBT
C2
· (γ · βota|Φ2 + βsw|Φ2), (16)
where
βota|Φ2 =
(C1 + C2 + Cin)
2
B
, (17a)
βsw|Φ2 =
C1C
3
2
(C2Cin + C2CL + CinCL) ·B , (17b)
with
B = C1C2 + C2Cin + C1CL + C2CL + CinCL. (18)
Note that (16) is identical to the result derived in Ap-
pendix VI-A using the classical approach described above and
given in the last row of Table IV.
Eq. (17a) and (17b) can be rewritten as
βota|Φ2 =
(|Av|+ αin + 1)2
D
, (19a)
βsw|Φ2 =
|Av|
(αin + αL + αinαL) ·D, (19b)
D =
B
C22
= |Av|+ αL · (|Av|+ αin + 1) + αin,
(19c)
where |Av| , C1/C2, αin , Cin/C2 and αL , CL/C2.
Assuming that |Av|  1, αin < 1 and αL < 1, D ∼=
|Av| · (αL + 1) and equations (19a) and (19b) simplify to
βota|Φ2 ∼=
|Av|
αL + 1
, (20a)
βsw|Φ2 ∼=
1
(αin + αL + αinαL)(αL + 1)
, (20b)
Before calculating the total noise voltage variance at the
output, we can rewrite (13) as
V 2nout
∣∣
Φ1
=
kBT
C2
· (γ · βota|Φ1 + βsw|Φ1) , (21)
where
βota|Φ1 =
|Av|2
|Av|+ αin + αL
∼= |Av|, (22a)
βsw|Φ1 =
|Av| · (αin + αL)
|Av|+ αin + αL
∼= αin + αL. (22b)
The total output noise voltage variance at the end of phase
Φ2 is then given by summing (21) and (16), resulting in
V 2nout = V
2
nout
∣∣
Φ1
+ V 2nout
∣∣
Φ2
=
kBT
C2
·(γ ·βota+βsw), (23)
where
βota = βota|Φ1 + βota|Φ2 ∼= |Av| ·
αL + 2
αL + 1
, (24a)
βsw = βsw|Φ1 + βsw|Φ2 ∼=
∼= αin + αL + 1
(αin + αL + αinαL)(αL + 1)
.
(24b)
It can be shown that the effect of Cin is negligible as long
as the DC gain of the OTA is infinite. The switch contribution
given by (24b) can be further simplified by setting Cin = 0
(or αin = 0) resulting in
βsw ∼= αL + 1
αL(αL + 1)
. (25)
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Fig. 10: Output noise rms voltage versus the amplifier gain
|Av| for γ = 0, 1, 2.
2) Simulations: The above results for the SC amplifier have
been verified by transient noise simulation [21] in ELDO c©.
The simulations are performed on a circuit where the OTA is
modeled by a simple VCCS and the switches are modelled by
an ideal switch in series with a noisy resistor of resistance
Ron = 5 kΩ. The noise of the OTA is generated by a
noisy resistor of value γ/Gm and injected at the OTA output
by means of a VCCS with a unity transconductance. The
sampling period has been chosen equal to 1 µs and the
temperature is set to T = 300 K.
Fig. 10 shows the output noise rms voltage versus the
gain |Av| for different values of the OTA excess noise factor
γ = 0, 1, 2. The simulations have been performed for different
gains |Av| = 1, 2, 4, 8 by changing the value of C1 keeping
C2 = CL = 0.5 pF . When increasing capacitance C1, it also
increases the effective load capacitance Cout = CL+(1−β)C2
with β = C2/(C1 + C2 + Cin) and the settling time tset =
Ceq/Gm where Ceq = Cout/β. The VCCS transconductance
Gm has therefore been chosen to keep a constant settling time
tset = Ts/10 = 100 ns for each values of C1 and hence of
|Av|. Note that the influence of the input capacitance Cin is
negligible and the later has been set to a realistic value of
Cin = 20 fF . The simulation results for γ = 1 and γ = 2 are
very close to the estimation computed from (23). However, a
small deviation is observed for the case where γ = 0 which
corresponds to the noise generated by the switches only. The
simulation results are slightly larger than the values predicted
by (23), particularly for the maximum gain |Av| = 8. The
reason for this is that larger gains require larger Gm resulting
in the product Gm ·Ron increasing to about 0.27 which does
no more fulfill the assumption of Gm · Ron  1 used in the
Bode theorem derivation. The impact of a non-zero Gm ·Ron
has been checked using the full analytical expressions obtained
from the classical analysis detailed in Appendix VI-A1. The
results are plotted in Fig. 10 by dashed lines which are very
1Note that, for the sake of compactness, the analytical expressions including
the effect of a non-zero Gm ·Ron could not be included in the Appendix VI-A
because they are rather large expressions.
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Fig. 11: Output noise rms voltage versus αL for γ = 0, 1, 2.
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Fig. 12: Output noise voltage versus γ for C1 = 0.5 pF and
C1 = 1 pF .
close to the simulation results, confirming the origin of the
deviation.
Fig. 11 shows the output noise rms voltage versus αL for
γ = 0, 1, 2 and for a unity voltage gain |Av| = 1 (C1 = C2 =
0.5 pF ). The noise simulation results are very close to the
estimation using (23).
Finally, Fig. 12 shows the output noise rms voltage versus
the OTA noise excess factor γ for two different values of C1
(C1 = 0.5 pF and C1 = 2 pF corresponding to a voltage
gain |Av| = 1 and |Av| = 4, respectively). As expected from
(23), Vnout,rms increases as
√
βota · γ + βsw. The simulation
results fall again very close to the value predicted with (23).
B. SC Track & hold
Fig. 13 shows the schematic of a basic SC track & hold (TH)
circuit which can operate either as a TH or as a SC amplifier
featuring a voltage gain set by the capacitance ratio C1/C2.
This circuit operates in two phases as shown in Fig. 13.
During phase Φ1, shown in Fig. 13a, the sampling capacitor C1
samples the input signal Vin. During this phase, the feedback
capacitor C2 is shorted to be reset, while the capacitor CL
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holds the charge that has been sampled at the end of phase
Φ2 of the previous switching period. During phase Φ2, shown
in Fig. 13b, the charge sampled in C1 is transferred to the
feedback capacitor C2. The output voltage seen across CL is
then simply equal to C1/C2 ·Vin. This voltage is then sampled
and held on CL at the end of phase Φ2.
Gm VoutVin S2 S3
S1 S4
S5
S6
Cin
C1
C2
CL
(a) SC track & hold circuit during phase Φ1.
Gm VoutVin Cin
C1
C2
CL
S1
S2 S3
S5
S6S4
(b) SC track & hold circuit during phase Φ2
Fig. 13: SC Track & hold circuit.
1) Analysis: The output voltage is read during phase Φ1
from the hold capacitor CL and the sampled output noise
must therefore be calculated at the end of phase Φ2. As in
the example above, this circuit presents two non-overlapping
phases for which the equivalent linear circuits are depicted in
Fig. 14a and Fig. 15a, respectively.
The capacitors sampling a noise charge at the end of phase
Φ1 are C1, C2 as well as the parasitic capacitance at the OTA
input Cin. The sum of these noise charges is injected into the
virtual ground during phase Φ2 and transferred to the feedback
capacitor C2. This noise charge on capacitor C2 results in a
noise voltage at the OTA output which will be sampled on CL
at the end of phase Φ2.
The extended Bode theorem is used to calculate the noise
voltage variances across capacitors C1, C2 and Cin for phase
Φ1. The calculations of capacitors C∞, C ′∞ and C0 for each
capacitor C1, C2 and Cin during phase Φ1 is done using the
equivalent circuits shown in Fig. 14. The resulting voltage
variances based on (9) are then given by
V 2nC1
∣∣
Φ1
= kBT ·
[
1
C1
+ 0− 0
]
=
kBT
C1
, (26a)
V 2nC2
∣∣
Φ1
= kBT ·
[
1
C2
+ 0− 0
]
=
kBT
C2
, (26b)
V 2nCin
∣∣
Φ1
= kBT ·
[
1
Cin
+ 0− 0
]
=
kBT
Cin
. (26c)
The total noise charge generated during phase Φ1 and
injected into the virtual ground is then given by
Q2n
∣∣
Φ1
= C21 · V 2nC1
∣∣
Φ1
+ C22 · V 2nC2
∣∣
Φ1
+ C2in · V 2nCin
∣∣
Φ1
= kBT · (C1 + C2 + Cin) .
(27)
The charge Q2n
∣∣
Φ1
is subsequently transferred to capacitor
C2 during phase Φ2. Assuming again that the OTA has an
infinite DC gain and a zero offset voltage, the output voltage
is equal to the voltage across C2 and the variance of the
noise voltage seen at the output of the OTA resulting from
this charge is hence given by
V 2nCL
∣∣
Φ1
= V 2nC2
∣∣
Φ1
=
Q2n
∣∣
Φ1
C22
=
kBT
C2
· βsw|Φ1 . (28)
where
βsw|Φ1 = Av + αin + 1, (29)
with Av , C1/C2, αin , Cin/C2.
For phase Φ2, the noise charge held on capacitor CL can be
directly calculated using the extended Bode theorem applied
at the output. Fig. 15 shows the equivalent circuit schematics
used for the noise voltage variance calculation using (9), which
additionally also requires the feedback gain hfb given by
hfb =
V
Vout
=
1
Av + αin + 1
. (30)
The variance of the noise voltage generated across CL during
phase Φ2 is then given by
V 2nCL
∣∣
Φ2
=
kBT
C2
· (γ · βota|Φ2 + βsw|Φ2) . (31)
where
βota|Φ2 =
(Av + αin + 1)
2
D
, (32a)
βsw|Φ2 =
1
αL
· Av + αin
D
, (32b)
where D is given by (19c) and αL , CL/C2. The first term in
(31) corresponds to the contribution of the OTA during phase
Φ2 and is actually identical to the expression (19a) obtained
for the SC amplifier. This not surprising since, assuming the
inputs are grounded and the switches are ideal (zero resistance
and hence noiseless), the circuit of Fig. 13b is identical to that
of the SC amplifier shown in Fig. 3a. The second term in (31)
corresponds to the contribution of the switches.
In this circuit, none of the capacitors is holding a noise
charge from one switching period to the next. Indeed, capacitor
C2 is reset during phase Φ1, capacitors C1 and Cin are reset
during phase Φ2 by the action of the OTA, while capacitor CL
is connected to the OTA output during phase Φ2 to sample the
new value. Consequently, at the end of each switching period,
the noise variance of the output voltage corresponds to the
sum of the noise injected from phases Φ1 and Φ2 without
any contributions from the previous switching periods. The
variance of the total noise voltage sampled on CL can hence
be expressed as
V 2nCL = V
2
nCL
∣∣
Φ1
+ V 2nCL
∣∣
Φ2
=
kBT
C2
· (γ · βota + βsw) ,
(33)
where
βota = βota|Φ2 , (34a)
βsw = βsw|Φ1 + βsw|Φ2 , (34b)
The first term in brackets of (33) is the noise contribution
coming from the OTA, which only contributes during phase
ENZ et al.: SIMPLE THERMAL NOISE ESTIMATION OF SC CIRCUITS BASED ON OTAS 9
VoutGmV
VC1
G3
VC2
G1
G5
V CL
C2
C1 Cin
(a) Equivalent SC TH circuit
during phase Φ1.
VC1
VC2
CL
C2
C1 Cin
(b) TH circuit for calculation of
C∞(kl):
C∞(C1) = C1, C∞(C2) = C2
and C∞(Cin) = Cin.
VC1
VC2
CL
C2
C1 Cin
(c) TH circuit for calculation of
C′∞(kl):
C′∞(C1) = C
′
∞(C2) =
C′∞(Cin) =∞.
VC1
VC2
CL
C2
C1 Cin
(d) TH circuit for calculation of
C0(kl):
C0(C1) = C0(C2) =
C0(Cin) =∞.
Fig. 14: TH equivalent circuit schematics for phase Φ1.
VoutGmV
G6
G4
VCLG2 CL
C2C1
Cin V
(a) Equivalent SC TH circuit
during phase Φ2.
CL
C2C1
Cin VCL
(b) TH circuit for calculation of
C∞(kl): C∞(CL) = CL.
CL
C2C1
Cin VCL
(c) TH circuit for calculation of
C′∞(kl):
C′∞(CL) = CL +
C2(C1+Cin)
C1+C2+Cin
.
CL
C2C1
Cin VCL
(d) TH circuit for calculation of
C0(kl): C0(CL) =∞
Fig. 15: TH equivalent circuit schematics for phase Φ2.
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Fig. 16: Output noise rms voltage versus αL for γ = 0, 1, 2.
Φ2, while the second term is due to the noise coming from
the switches during phases Φ1 and Φ2. Note that (33) matches
the result presented in [41] except for the second term βsw|Φ2
in (34b) which corresponds to the contribution of the switches
in phase Φ2 and which is omitted in [41]. This is reasonable
since this term is usually small and can be neglected for the
TH circuit because in general Cin  C1 = C2 (Av = 1).
2) Simulations: The results obtained for the SC TH have
also been validated by transient noise simulation for a gain
Av = 1 with the same sampling period and temperature as for
the SC amplifier. The output noise rms voltage is plotted versus
αL in Fig. 16 for 3 different values of γ = 0, 1, 2. Fig. 17
shows the output rms noise voltage versus the OTA thermal
noise excess factor γ for C1 = C2 = CL = 0.5 pF . In both
cases, the simulation results are very close to the theoretical
results predicted from the extended Bode theorem (23).
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Fig. 17: Output noise voltage versus γ for C1 = 0.5 pF .
V. CONCLUSION
The optimization of SC circuits for achieving at the same
time low-noise operation at low-power requires an accurate
estimation of the integrated noise at the circuit output. Part I
of this paper presents a simple method to obtain an analytical
expression of the thermal noise voltage variance at any port of
an active SC circuit made of OTAs with a capacitive feedback.
The thermal noise variance is derived by simple inspection
of three different circuits avoiding the laborious calculation
of the noise transfer functions and integrals. It is based on
an extension of the original Bode theorem which allows the
exact calculation of the thermal noise voltage variance but
only in passive circuits [34]. In Part I, the proposed method is
applied to a SC amplifier and a SC track & hold circuit and
is successfully validated by transient noise simulations. Part II
of the paper will illustrate how this method can be extended
to the calculation of thermal noise voltage variances in SC
filters.
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VI. APPENDICES
A. SC Amplifier Noise Calculation
Gm·V
CL
C1R1
V
VnoutCin
R2
In1
In2
In3
C2VnC1
(a) Phase Φ1.
Gm·V
CL
C1
R1
V
VnoutCin
In1 In3
C2
(b) Phase Φ2.
Fig. 18: Small-signal equivalent circuit of Fig. 3 for the
calculation of the output noise voltage.
The noise of the SC amplifier of Fig. 3 can be calculated
in a classical way. The noise voltage variance across capacitor
C1 during phase Φ1 can be calculated from the equivalent
small-signal circuit shown in Fig. 18a using
V 2nC1
∣∣
Φ1
=
3∑
i=1
V 2nC1,i
∣∣
Φ1
, (35)
and
V 2nC1,i
∣∣
Φ1
=
∫ +∞
0
|Rm,i(f)|2 · SIn,i · df, (36)
where Rm,i are the noise transfer functions (NTF) (actually
transresistances) from the current noise sources In,i to the
voltage across C1 and SIn,i are the PSD of the thermal noise
current sources In,i given by SIn,1 = SIn,2 = 4kBT/Ron and
SIn,3 = 4kBTγGm. The NTF Rm,i are given by
Rm,i ,
VnC1
In,i
= Ri · n2s
2 + n1s+ n0
d3s3 + d2s2 + d1s+ d0
(37)
where the scaling factors Ri and the coefficients of Rm,i
for i = 1, 2, 3 are given in Table I. For thermal noise, the
PSD SIn,i are constant and the noise voltage variance can be
calculated using the equivalent noise bandwidth Bn,i as
V 2nC1,i
∣∣
Φ1
= |Rm,i(0)|2 · 4kBT · SIn,i ·Bn,i. (38)
In the case of the SC amplifier in phase Φ1, the NTF are
of 3rd-order. The noise bandwidth and variances can then be
obtained by using the expression (22) in [32]. The resulting
noise voltage variances for each noise source assuming that
the switch resistances are negligible (GmRon  1) are given
in Table II. The total noise voltage variance is obtained by
summing the 3 contributions, leading to the result shown in
the last row of Table II. Note that even though the individual
contributions of the switch noise sources In,1 and In,2 given
in Table II both contain capacitance C2, when summing both
contributions, as expected, the result becomes independent of
C2 as shown in the fourth row of Table II.
The same approach can be used to calculate the noise
voltage variance at the amplifier output during phase Φ2 using
the small-signal schematic of Fig. 18b. The coefficients of the
2nd-order NTF are given in Table III. Using the technique
presented in [32] we get the noise voltage variances at the
amplifier output during phase Φ2 due to noise sources In,1
and In,3 given in Table IV. The total output noise voltage
variance is then given by summing these two contributions,
leading to the result shown in the last row of Table IV.
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TABLE I: Coefficients of the NTF for the SC-Amplifier in phase Φ1.
Term Rm,1 Rm,2 Rm,3
Ri Ron
1
Gm
− 1
Gm
n2
Ron(C2Cin+C2CL+CinCL)
Gm
0 0
n1
C2GmRon+Cin+CL
Gm
RonCL RonC2
n0 1 0 1
d3
C1R
2
on(C2Cin+C2CL+CinCL)
Gm
d2
Ron(C1C2GmRon+C1C2+C1Cin+2C1CL+C2Cin+C2CL+CinCL)
Gm
d1
C1GmRon+C1+C2GmRon+Cin+CL
Gm
d0 1
TABLE II: Contributions of the various noise sources to V 2nC1 during phase Φ1.
Noise source Corresponding noise voltage variance across C1
In,1 V 2nC1,1
kBT(C1(C2(Cin+CL)+C2in+3CinCL+C
2
L)+(Cin+CL)(C2(Cin+CL)+CinCL))
C1(C1+Cin+CL)(C1(C2+Cin+2CL)+C2(Cin+CL)+CinCL)
In,2 V 2nC1,2
C2LkBT
(C1+Cin+CL)(C1(C2+Cin+2CL)+C2(Cin+CL)+CinCL)
In,3 V 2nC1,3
γkBT
C1+Cin+CL
Switches only V 2nC1,1 + V
2
nC1,2
kBT (Cin+CL)
C1(C1+Cin+CL)
Total V 2nC1
kBT
C1+Cin+CL
·
(
γ + Cin+CL
C1
)
TABLE III: Coefficients of the NTF for the SC-Amplifier in phase Φ2.
Term Rm,1 Rm,3
Ri
RonC1
C2
−C1+C2+Cin
GmC2
n1 − C2Gm
RonC1(C2+Cin)
C1+C2+Cin
n0 1 1
d2
RonC1(C2Cin+C2CL+CinCL)
GmC2
d1
C1C2+C2Cin+C1CL+C2CL+CinCL+GmRonC1C2
GmC2
d0 1
TABLE IV: Contributions of the various noise sources to V 2nout during phase Φ2.
Noise source Corresponding noise voltage variance at the amplifier output
In,1 V 2nout,1
kBTC1C
2
2
(C2(Cin+CL)+CinCL)(C1(C2+CL)+C2(Cin+CL)+CinCL)
In,3 V 2nout,3
γkBT (C1+C2+Cin)
2
C2(C1(C2+CL)+C2(Cin+CL)+CinCL)
Total V 2nout
kBT
C2
1
CinCL+C1(C2+CL)+C2(Cin+CL)
(
(C1 + C2 + Cin)
2 · γ + C1C
3
2
CinCL+C2(Cin+CL)
)
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